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Abstract
Quantum computers require quantum processors. An important part
of the processor of any computer is the arithmetic unit, which performs
binary addition, subtraction, division and multiplication, however mul-
tiplication can be performed using repeated addition, while division can
be performed using repeated subtraction. In this paper we present two
designs using the reversible R3 gate to perform the quantum half adder/
subtractor and the quantum full adder/subtractor. The proposed half
adder/subtractor design can be used to perform different logical opera-
tions, such as AND, XOR, NAND, XNOR, NOT and copy of basis.
The proposed design is compared with the other previous designs in terms
of the number of gates used, the number of constant bits, the garbage bits,
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the quantum cost and the delay. The proposed designs are implemented
and tested using GAP software.
keywords:reversible gates; quantum processors; arithmetic unit; re-
versible adder; reversible subtractor.
1 Introduction
Quantum computers offer essential speedup over classical computers. Many
researchers believe that, no amount of progress in classical computers, could
overcome the power of a quantum computer [27]. More computer resources
are required to solve computational problems; some problems are impossible
to solve using classical computers, because they require ridiculous resources to
solve the realistic case of the problem [28]. Quantum computers can efficiently
solve computational problems, that have no efficient solution on classical com-
puter, Since Classical computers are built using irreversible gates [8, 27]. The
main problem in using irreversible gates is the loss of data due to the problem
of heat dissipation, since the amount of energy dissipated is proportional to
the number of bits erased. To overcome this problem, reversible gates are used,
as they do not cause heat dissipation, and thus there will be no loss of data [1, 2].
Reversible gates are the building block of reversible circuits. A reversible
circuit maps each input vector to a unique output vector and vice versa [8].
Reversible circuits have many applications such as: building quantum comput-
ers, bioinformatics, nanotechnology based systems, low power CMOS systems,
digital signals processing, optical computation, DNA computing and communi-
cations [8, 9, 11]. In reversible computing, the output values are sufficient to
recover the input values, the number of inputs must be equal to the number of
outputs, each input pattern maps to a unique output pattern. Thus fan-out,
feed-back and loops are not allowed. When building a reversible circuit, the
following criteria should be considered: minimum number of reversible gates,
minimum number of garbage outputs, minimum number of constant inputs and
minimum quantum cost. In reversible computers the main building blocks are:
Multiplexer, Decoder, Ari thematic logical unit ...etc [1, 2, 4, 8].
Arithmetic adders and subtractors are the fundamental building blocks in
many computational units. The expected paradigm shift logic that is compati-
ble with quantum computation requires a compatible implementation of adder
and subtractor. They can be used to perform other logical operations, such as
multiplication and division [4, 8]. Thus many researchers focus on designing
adders and subtractors. A method for constructing reversible full adder using
two RG gates is introduced in [1]. A reversible full adder using two Peres gates,
to minimize the quantum cost is designed in [4]. An efficient full adder circuit
based on four Fredkin gates is introduced in [5]. A new reversible gate called
NR gate is introduced in [7], then used to designed an optical reversible full
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adder and subtractor, composed of two NR gates. A new 4 × 4 reversible gate
called MOG gate, which can be used by itself as a full adder/subtractor, is
introduced in [6]. The MOG gate is constructed from two C gates, one Fredkin
gate and one Peres gate. Two designs using PRT gates are introduced in [8].
These designs are used to build reversible full adder using two PRT -2 gates,
and reversible full subtractor using two PRT -1 gates. A new reversible gate
called TR gate is introduced in [9], and then used to build a reversible full
subtractor, then the quantum cost of the TR gate is optimized in [24]. The
optimized model is used to redesigned the full subtractor. Three designs for
one-bit full adder/ subtractor is presented in [10], then used to build eight-bit
parallel binary adder/subtractor. The first design is composed of five C gates,
two Fredkin gates and one TR gate, the second design is composed of two TR
gates and two C gates, and the third design is composed of two C gates and
two Peres gates.
The aim of this paper is to introduce a new design of half and full Adder/
Subtractor using the R gate introduced in [12]. In this paper, we are going to in-
troduce two designs using the R3 gate, which are: the half adder/subtractor and
the full adder/subtractor. Three different R3 gates (R3
3,1,2, R
3
1,2,3 and R
3
2,3,1) are
used in the two proposed designs. This new design is compared with the other
full Adder/Subtractor introduced in [7, 6, 10]. The new design can be used as
low quantum cost reversible ALU, it also has minimum number of garbage bits
and minimum number of gates. These designs have advantage over the other
designs, that they can be used as adder and/or subtractor using the same gate
with minimal cost, in addition the proposed half adder/subtractor design can be
used to perform different logical operations, which are: AND, XOR, NAND,
XNOR, NOT and copy of basis, and the proposed full adder/subtractor design
can be used to perform different logical operations, which are: AND, XOR,
XNOR and NOT .
The organization of this paper is as follows: Section 2 gives a short intro-
duction to the elementary quantum gates, and defines the terminologies used in
this paper. Section 3 proposed the new designed half and full adder/subtractor.
The results and discussion are presented in Section 4, where it compares the
proposed designs with relevant designs proposed by others. Finally Section 6
concludes the paper.
2 Basic Definitions
This section introduces some basic symbols, definitions and terminologies, used
in synthesizing of reversible circuits, to build reversible full adder/subtractor.
Definition 2.1. A Boolean function f : x → y is said to be reversible, if and
only if each input vector x ∈ Xn maps to a unique output vector y ∈ Xn. For
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n- inputs/ outputs function, there are (2n)! reversible functions, ∀X = {0, 1}
and n ∈ Z [13].
Definition 2.2. The main reversible gate CnNOT used to synthesize any re-
versible circuit, is defined as,
(y1, y2, . . . , yn−1; fout) = C
nNOT (x1, x2, . . . , xn−1; fin). (1)
where yi = xi for 1≤ i ≤ n− 1 and fout = fin ⊕ x1x2 . . . xn−1. x1, x2, . . . , xn−1
are called the control bits and fin is called the target bit [13].
Definition 2.3. The cost of the circuit is the total cost of all the n gates used
to synthesize the circuit [14].
Definition 2.4. The minimum cost Minc(g) defined for a reversible gate g
means that, there exists a realization of g with cost equal to Minc(g), and
there is no any other realization with cost less than Minc(g) [14].
Definition 2.5. Reversible gate g computes a reversible functions f and is
bijective [13, 15].
Definition 2.6. A permutation σ:A→ A is said to be a bijection. It maps an
input to an output, from a finite set A = {1, 2, . . . ,n}, can be written as follows,
σ=
(
1
σ(1)
2
σ(2)
3
σ(3)
. . .
. . .
n
σ(n);
)
(2)
The top row can be eliminated and written as follows,
σ=
(
σ(1) σ(2) σ(3) . . . σ(n)
)
; (3)
another notation having a permutation in the form of
(
1
2
2
3
3
1
4
4
5
8
6
5
7
6
8
7
)
,
it can be written as (1,2,3)(5,8,7,6,5), this notation is called the product of dis-
joint cycles [13].
Definition 2.7. The constant bit is an input to the circuit used to compute
some given logical operations [7].
Definition 2.8. Garbage bit is an additional output to the reversible logic gate,
that is added to make the number of inputs equal to the number of outputs
whenever necessary, in order to achieve reversibility. [7].
Definition 2.9. The quantum cost of any reversible circuit is the number of
elementary gates (2-qubit gates) used to build the circuit [14, 15, 16]. There are
two methods of calculating the quantum cost, which are: cost015 metric, which
consider the quantum cost of any 1 × 1 reversible gate as zero, the quantum
cost of any 2 × 2 reversible gate as one, and the quantum cost of the other
reversible gates is calculated by counting the number of elementary gates used
to build them [17, 7]. The cost115 metric, is similar to cost015 but it consider
the quantum cost of the 1×1 gates as one [7, 15, 16]. In this paper we are using
cost015 metric.
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Figure 1: The possible N gate over 1-bit reversible circuit.
2.1 Reversible Gates
There are many universal reversible gates, these gates are used to build any
reversible circuits, this section introduces some of the popular important gates
used to build adder and subtractor circuits.
The NOT gate (N)
The N gate is a 1-bit reversible gate, it flips the input bits unconditionally. For
1×1 reversible circuit, there is only one N gate with quantum cost equals to zero
[19]. Eqn.4 shows the functionality of the N gate. The circuit representation of
the N gate is shown in Fig. 1[18].
N1 : y1 = x1 ⊕ 1 = x¯1,
N1 : (x1)→ (1, 2),
(4)
The Feynman gate (CNOT )
The CNOT gate (also denoted as glsC gate) is a 2-bits reversible gate. It takes
as input 2-bits, a target bit and a controller bit, then flips the target bit, if the
controller bit is set to 1. For 2 × 2 reversible circuit, there are two C gates,
having a quantum cost of one [18]. Eqn.5 shows the functionality of the C gate.
The circuit representation of the C gate is shown in Fig. 2[18].
C2i,j :
yi = xi,
yj = xj ⊕ xi,
C2
1,2: (x1, x2)→ (3, 4),
C2
2,1: (x1, x2)→ (2, 4),
(5)
where i and j ∈ {1, 2} in any order.
The Square-root NOT gates (V and V †)
The square-root NOT gate are the controlled-V (v) and the controlled-V † (u).
They are 2-bits reversible gates, their quantum cost is one. For 2× 2 reversible
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x1 • y1
x2 • y2
C1,2 C2,1
Figure 2: The possible C gates over 2-bits reversible circuit.
circuits, there are two V gates and two V † gates, Fig. 3 shows their circuit
representation. They have the following properties [14, 18]:
• vv = uu = N ,
• uv = vu = I,
• vN = Nv = u,
• uN = Nu = v,
where I is the identity gate [14, 18].
x1 • V • V † y1
x2 V • V † • y2
v1,2 v2,1 u1,2 u2,1
Figure 3: The four possible v and u gates over 2-bits reversible circuit
The Toffoli gate T 3
The T 3 is a 3-bits reversible gate. It takes as input 2 controller bits and 1 target
bit, then flips the target bit, if the control bits are set to 1. For a 3×3 reversible
circuit, there are three T 3 gates, having a quantum cost equals to five. Eqn.6
shows the functionality of the T 3 gate. The circuit representation of the T 3 gate
is shown in Fig. 4 [19].
T 3j,k,l :
yj = xj ,
yk = xk,
yl = xl ⊕ xjxk,
T 31,2,3: (x1, x2, x3)→ (7, 8),
T 3
1,3,2: (x1, x2, x3)→ (6, 8),
T 33,2,1: (x1, x2, x3)→ (4, 8),
(6)
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x1 • • y1
x2 • • y2
x3 • • y3
T 31,2,3 T
3
1,3,2 T
3
2,3,1
Figure 4: The possible T 3 gates over 3-bits reversible circuit.
where j, k and l ∈ {1, 2, 3} in any order.
The Peres gate P
The P gate is a 3-bits reversible gate. It combines the functions of T 3 gate and
C gate in a single gate; and acts on an arbitrary 3-bits xj , xk and xl. It applies
the C gate on one bit, taking the first bit as controller, and applies the T 3 gate
on the other bit, taking the first and second bits as controller. For a 3× 3 bits
circuit, there are six different P gates, having a quantum cost of four. Eqn.7
shows the functionality of the P gate. The circuit representation of the P gate
is shown in Fig. 5 [20, 18].
P 3j,k,l :
yj = xj ,
yk = xj ⊕ xk,
yl = xl ⊕ xjxk,
P123 : (x1, x2, x3)→ (5, 7, 6, 8),
P132 : (x1, x2, x3)→ (5, 6, 7, 8),
P213 : (x1, x2, x3)→ (3, 7, 4, 8),
P231 : (x1, x2, x3)→ (3, 4, 7, 8),
P312 : (x1, x2, x3)→ (2, 6, 4, 8),
P321 : (x1, x2, x3)→ (2, 4, 6, 8).
(7)
The Fredkin gate F
The F gate is a 3-bits reversible gate. It is used to perform conditional swap on
two of its inputs if the third input is set to 1. For a 3× 3 bits circuits, there are
three different F gates, with quantum cost equals to five [20]. Eqn.8 shows the
functionality of the F gate. The circuit representation of the F gate is shown
7
x1 • • C C y1
x2 C • C y2
x3 C • C • • y3
P1,2,3 P1,3,2 P3,1,2 P2,3,1 P3,1,2 P3,2,1
Figure 5: The possible P gates over 3-bits reversible circuit.
x1 • × × y1
x2 × • × y2
x3 × × • y3
F1,2,3 F2,1,3 F3,2,1
Figure 6: The possible F gates over 3-bits reversible circuit.
in Fig. 6 [18].
F 3j,k,l : yj = xj ,
xj =
{
1 yk = xl, yl = xk
0 yk = xk, yl = xl
F 3
1,2,3: (x1, x2, x3)→ (6, 7),
F 32,1,3: (x1, x2, x3)→ (4, 7),
F 3
3,2,1: (x1, x2, x3)→ (4, 6).
(8)
The R gate
The Rn gate is n-bits universal reversible gate. It is first introduced in [12]. It
combines the functionality of the N gate, the C gate and the T gate. The R1
gate is a 1-bit gate, which inverts the input bit unconditionally, there is one R1
gate, it’s quantum cost is Zero. Eqn.9 shows the functionality of the R1 gate
[12].
R1i : yi = xi ⊕ 1,
R1
1
: (x1)→ (1, 2).
(9)
The R2 gate is 2-bits gate, which makes one bit as a controller to flip the other
bit, then it flips the controller bit is flipped unconditionally, there are two dif-
ferent R2 gates, the quantum cost of the R2 gate is one. Eqn.10 shows the
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x1 C2,1 C3,1 C2,1 C3,1 T 3N T 3N y1
x2 T 3N T 3N C3,2 C1,2 C3,2 C1,2 y2
x3 C1,3 C2,3 T 3N T 3N C1,3 C2,3 y3
R3
1,2,3 R
3
3,2,1 R
3
2,3,1 R
3
1,3,2 R
3
3,1,2 R
3
2,1,3
Figure 7: The six possible R3 gates for 3-bits reversible circuit.
functionality of the R2 gate [12].
R2i,j : yi = xi ⊕ 1,
yj = xi ⊕ xj ,
R21,2 : (x1, x2)→ (1, 3, 2, 4),
R2
2,1 : (x1, x2)→ (1, 2, 3, 4).
(10)
The R3 gate is 3-bits reversible gate. The quantum cost for the R3 gate is
four. For 3-bits input/output circuit, there is six different R3 gates as shown
in Fig. 7. Eqn.11 shows the functionality of the six different R3 gates [12].
R3j,k,l : yj = xj ⊕ xk ⊕ xj .xl ⊕ 1,
yk = xk ⊕ xj .xl ⊕ 1,
yl = xl ⊕ xj ,
R3
1,2,3 : (x1, x2, x3)→ (1, 7, 6, 5, 4, 2, 8, 3),
R3
3,2,1 : (x1, x2, x3)→ (1, 4, 6, 2, 7, 5, 8, 3),
R32,3,1 : (x1, x2, x3)→ (1, 4, 7, 3, 6, 5, 8, 2),
R3
1,3,2 : (x1, x2, x3)→ (1, 6, 7, 5, 4, 3, 8, 2),
R3
3,1,2 : (x1, x2, x3)→ (1, 6, 4, 2, 7, 3, 8, 5),
R32,1,3 : (x1, x2, x3)→ (1, 7, 4, 3, 6, 2, 8, 5),
(11)
For n ≥ 3 Rn combines the functionality of N,C, T 3, T 4, ..., T n, there are
n! different Rn gates. In this paper we are going to build the proposed design
using the R3 gate.
3 The Proposed Design
This section introduces the two different proposed designs, which are half adder/subtractor
and full adder/subtractor, designed using R3 gate.
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Table 1: The truth table for the proposed half Adder/subtractor.
X Y 1 S/D Bout Cout
0 0 1 0 0 0
0 1 1 1 1 0
1 0 1 1 0 0
1 1 1 0 0 1
3.1 The Proposed Design for half Adder/Subtractor
The half adder/subtractor is capable of adding or subtracting two bits X and
Y , realizing the operation S = X + Y , with Cout as the carry out bit, after
performing addition, and realizing the operation D = X − Y , with Bout as the
borrow out bit, after performing subtraction. The R33,1,2 gate can be used by
itself as a reversible half adder/subtractor. It takes as input 3-bits, the first
two input bits are the two bits required to be added or subtracted X and Y ,
the third bit is a constant bit of value one. It returns 3-bits as output, the first
bit is the summation bit S or the difference bit D, calculated by X ⊕ Y , the
second bit is the borrowing bit Bout, calculating X¯Y and the third bit is the
carry out Cout bit, calculating XY . Fig. 8 shows the circuit representation for
half adder/subtractor, designed using R3
3,1,2 gate.
The operation of the proposed half adder/subtractor can be expressed in the
form of truth table, as shown in Table 1. The quantum cost of the proposed
design is four.
X
R3
2,3,1
X ⊕ Y (S/D)
Y XY ⊕ Y (Bout)
1 XY (Cout)
Figure 8: The proposed design of the half adder/subtractor.
The half adder/subtractor can be extended to perform different logical oper-
ation, by changing the order of the input bits and the value of the constant bit.
Setting the constant bit to 1, allows the design to perform bit-wise XOR and
AND operations, while setting the constant bit to 0, allows it perform bit-wise
XOR and NAND operation, as shown in Fig 9, where G is the garbage bit.
Setting the value of the input Y bit to 1, allows the design to perform bit-wise
complement and copy of basis for the input bit X , as shown in Fig 10. Changing
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the order of the input bits, in which the first input bit is set to 1 as a constant
bit, allows the design to perform XNOR operation as shown in Fig 11.
X
R3
231
X ⊕ Y
Y G
1 XY
X
R3
231
X ⊕ Y
Y G
0 XY
(a) (b)
Figure 9: Circuit representations for R32,3,1 gate as logical operator where: (a)
the constant bit is set to 1 to calculate AND and XOR operations, and (b) the
controller bit is set to 0 to calculate NAND and XOR operations.
.
X
R3
231
X¯
1 G
1 X
Figure 10: Circuit representations for R32,3,1 gate as logical operator where the
constant bit is set to 1 and one of the other two bits is set to 1, to calculate
NOT and copy of basis operations.
.
3.2 The Proposed Design for full Adder/Subtractor
A half adder/subtractor is not very useful on its own. In addition, a third bit is
needed to add the carry-in to the two addend, while in subtraction, the borrow-
in is required to be added to the subtrahend, thus a full adder/subtractor is
required. It realizes the two operations S = X + Y + Z and D = X − Y − Z,
whereX and Y are the two input bits required to be added or subtracted, and Z
is either the carry-in bit during addition or the borrow-in bit during subtraction.
The proposed design of the full adder/subtractor consists of two R3 gates,
which are: R3
1,2,3 and R
3
3,1,2. The two inputs X and Y with a constant bit is
passed to R31,2,3 gate, The first output is a garbage bit, the other two outputs
are passed as input to R3
3,1,2 with Z bit, which is either Cin during addition and
Bin during subtraction. The output of this gate is 3-bits, which are: carry-out
11
1R3
231
X¯
X Y¯
Y X ⊕ Y
Figure 11: Circuit representations for R32,3,1 gate as logical operator, to calculate
XNOR operations.
.
(Cout) at y2, borrow-out (Bout) at y4 and sum (S) or difference (D) at y3, as
shown in Fig. 12.
x1
R123
y1
x2
R312
y2
x3 y3
x4 y4
Figure 12: The proposed reversible Full Adder/subtractor using R gate library.
The proposed design can work as a reversible full adder, if the value of the
constant bit at x2 is set to 0, while it can work as a reversible full subtractor,
if the value of Y is entered instead of the constant bit at x2. Eqn.12 shows the
equations of the output bits. Table 2 shows the truth table of the proposed re-
versible full adder, and Table 3 shows the truth table of the proposed reversible
full subtractor. The quantum cost of the proposed full adder/subtractor is
eight. The following examples shows in steps how addition and subtraction are
calculated using the proposed full adder/subtractor.
Example 3.1. suppose we want to add the values(1+1+1=3) then X = 1,
Y = 1 and Cin = 1, the inputs to R123 are x1 = 1, x2 = 0 and x3 = 1, giving
outputs y1 = 0, 1 and 0. 1 and 0 with x4 = 0 are passed as input to R312,
giving outputs y2 = 1, y3 = 0 and y4 = 0. Since y3 is the Difference bit and
y4 is the Bout bit, and they have the values 0,0 respectively, then the output is 0.
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Table 2: The truth table of the proposed full adder.
X Y Z S Cout
0 0 0 0 0
0 0 1 1 0
0 1 0 1 0
0 1 1 0 1
1 0 0 1 0
1 0 1 0 1
1 1 0 0 1
1 1 1 1 1
Table 3: The truth table of the proposed full subtractor.
X Y Z D Bout
0 0 0 0 0
0 0 1 1 1
0 1 0 1 1
0 1 1 0 1
1 0 0 1 0
1 0 1 0 0
1 1 0 0 0
1 1 1 1 1
Example 3.2. suppose we want to subtract the values(1-1=0) then X = 1,
Y = 1 and Bin = 0, the inputs to R123 are x1 = 1, x2 = 1 and x3 = 1, giving
outputs y1 = 0, 0 and 0. 0 and 0 with x4 = 1 are passed as input to R312,
giving outputs y2 = 1, y3 = 1 and y4 = 0. Since y2 is the Cout bit and y3 is the
summation bit, and they have the values 1,1 respectively, then the output is 3.
S = X ⊕ Y ⊕ Z,
Cout = XY ⊕XZ ⊕ Y Z.
D = X ⊕ Y ⊕ Z.
Bout = X¯(Y ⊕ Z)⊕ Y Z,
(12)
where X and Y are the input bits, which are needed to be added or subtracted,
Z is either the carry-in bit, when addition is applied or the borrow-in bit, when
subtraction is applied. S is the summation bit, D is the difference bit, Cout is
the carry out bit, Bout is the borrow out bit.
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Table 4: The effect of the constant inputs on the result of the 1-bit ALU pro-
posed design based on Fig.12
x1 x2 x3 x4 y1 y2 y3 y4 Result
X 0 Y Cin G Cout Sum G ADD
X Y Y Bin G G Diff Bout SUB
X 0 Y - G XY G G AND
X 0 Y 0 G G X ⊕ Y G XOR
X 0 Y 1 G G X ⊕ Y G XNOR
X 0 1 0 G G X G NOT
3.3 Experimental Results
The proposed designs are compared with the designs proposed by others, ac-
cording to the number of gates used to build the design, the number of constant
bits, the number of garbage bits and the quantum cost of the design.
The comparison between the proposed half adder/subtractor design and the
designs proposed by others, is shown in Table 5. It shows that the number of
garbage bits achieved by the proposed design is 0, which is the best number of
garbage bits achieved by the designs proposed by others. The number of gates
used to build the proposed design is 1, which is similar to the best number of
gates used to build designs proposed by others. The quantum cost of the pro-
posed design is four, similar to the best quantum cost achieved by [24]. The
number of constant bits is 1, similar to the smallest number of constant bits
achieved by [24, 32]. As shown in Table 5 the proposed design shows the best
results, compared with the other designs.
The comparison between the proposed design used to perform logical oper-
ations, and the designs proposed by others is shown in Table 6.The first design
performs AND, XOR and NAND operations. The number of gates used to
build the design is 1, similar to the best number of gates used to build the de-
signs proposed by others. The number of garbage bits is 1, which is also similar
to the best number of garbage bits achieved by [5, 23]. The number of constant
bits used in the proposed design is 1, similar to the best number of constant bits
used by the best designs proposed by others. The quantum cost of the proposed
design is four, better than all the designs proposed by others.
The NOT and copy of basis operations can be achieved by the second design.
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Table 5: Comparing the different designs of half adders and subtractors.
Function Gates used
No.
Gates
No.
Garbage
bits
No.
Conatant
bits
Quantum
Cost
Proposed
Design
ADD/SUB One R3
3,1,2 1 0 1 4
[25] ADD/SUB
2 C gates+
2 Mux gates
4 3 3 8
[7] ADD/SUB One NR gate 1 1 2 7
[6] ADD/SUB One MOG gate 1 2 2 11
[24] SUB One TR gate 1 1 1 4
[32] ADD
One T gate+
one controlled
controlled Z(-1)
gate+ one
C gate
3 1 1 17
By comparing it with the other proposed designs, it is found that, the number
of gates used to build the proposed design is 1, similar to the best number of
gates used to build the designs proposed by others. The number of garbage bits
in the proposed design is 1, similar to the best number of garbage bits achieved
by [5, 23]. The quantum cost of the proposed design is four, better than the
quantum cost of the other designs proposed by others.
The XNOR and the NOT operations can be obtained by the third proposed
design. By comparing the four criteria points in the proposed design with the
designs proposed by others, it is found that, the number of gates used to build
the proposed design is 1, similar to the best number of gates used in the other
designs. The number of garbage bits in the proposed design is 0, which is less
than all the other designs proposed by others. The number of constant bits
in the proposed design is 1, similar to the number of constant bits, used in
the best designs proposed by others. The quantum cost of the proposed design
is four, which is better than the quantum cost of the designs proposed by others.
The comparison between the proposed full adder/subtractor and the designs
proposed by others is shown in Table 7. Some of the comparable designs in Ta-
ble 7 are full adder/subtractor, such as: [6, 7, 10, 25, 30, ?, 33], other are full
adders only, such as: [1, 3, 4, 5, 26, 31, 32], while in [24, 22] full subtractors are
proposed.
The proposed full adder/subtractor is composed of two gates, which is the
second best number of gates compared by the other designs, since in [6, 22] only
one gate is used. The number of garbage bits in the proposed design is 1, similar
to the number of garbage bits in [7], which is the best number of garbage bits
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Table 6: Comparing the R gate the other designs used to perform logical oper-
ation
Logic
operation
Gates used
No.
Gates
No.
Garbage
bits
No.
Conatant
bits
Quantum
Cost
Proposed Design
AND+ XOR
+ NAND
One R33,1,2 1 1 1 4
Proposed Design Copy + NOT One R33,1,2 1 1 2 4
Proposed Design XNOR+NOT One R33,1,2 1 0 1 4
[23] OR one RG1 gate 1 2 1 5
[23] AND One RG1 gate 1 2 1 5
[23] XOR One RG1 gate 1 2 1 5
[23] NOT + copy One RG1 gate 1 1 2 5
[23] NOR One RG2 gate 1 2 1 5
[5] OR+AND One F gate 1 1 1 5
[5] XOR 2 F gate 2 3 2 10
[30]
OR+XOR+
NOR+XNOR
one MRG gate 1 2 2 6
[29]
NOT+XOR
+NOR
one TSG gate 1 3 1 6
[29]
XOR+NAND+
XNOR+OR
one HNG gate 1 2 2 -
[29]
NOR+AND
+NOT
one HNG gate 1 3 2 -
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achieved by the designs proposed by others. The number of constant bits in the
proposed design is 1, similar to the second best number of constant bits used
in the designs proposed by others, since the best number of constant bit is 0
proposed by [6]. The quantum cost of the proposed design is 8, which is similar
to the best quantum cost achieved by the full adder/subtractor described in
[4]. The quantum cost of the proposed design is greater than the best quantum
cost of the full subtractor designed by [24]. The delay of the proposed design
is 8, which is similar to the full adder/subtractor design in [7], much less than
the delay of the full adder/subtractor design in [30]. The delay of the proposed
design is higher than the delay of the designs in [24, 31], but these two designs
are either full subtractor or full adder respectively.
The proposed design can be used as 1-bit ALU as it can perform Addi-
tion (ADD), Subtraction(SUB) and different logical operations such as: AND,
XOR, XNOR and NOT, depending of the on the values of the constant bits, as
shown in Table 4. By comparing the proposed design with the deign described in
[30], the proposed design has less quantum cost and less number of garbage bits.
Comparing the proposed design with the previously introduced designs,
shows that the proposed design achieves better performance compared with
the existing designs in terms of the number of gates used, the number of con-
stant bits, the number of garbage bits and the quantum cost.
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Table 7: Comparing the different designs of full adders and subtractors.
Function Gates used
No.
gates
Garbage
bits
Constant
bits
Quantum
cost
Delay
Proposed
Design
ADD/SUB 2 R3 gates 2 1 1 8 8
[6] ADD/SUB One MOG gate 1 2 0 11 -
[7] ADD/SUB 2 NR gate 2 1 2 14 8
[25] ADD/SUB
2 Mux gates +
One TR gate +
5 F gates
8 5 3 19 -
[10] Design1 ADD/SUB
5 C gates+
2 F gates +
one TR gate
8 5 3 21 -
[10] Design2 ADD/SUB
2 TR gates+
2 C gates
4 3 1 14 -
[10] Design3 ADD/SUB
2 P gates+
2 C gates
4 3 1 10 -
[30] ADD/SUB
2 C gates +
one HNG gate+
2F gates+
one PAOG gate
6 4 5 24 20
[33] ADD/SUB
one C gate +
2QR gates+
one NOT gate
4 2 1 - -
[26] ADD
One NG gate+
One T 3 gate+
One C
3 2 1 10 -
[4] ADD 2 P gates 2 2 2 8 -
[5] ADD 4 F gates 4 4 2 20 -
[3] ADD 2 T 3 + 2 C 4 2 2 12 -
[1] ADD
One RG1 1+
One RG2 1
2 2 1 10 -
[31] ADD
2 C gates+
3 u gates + one
v gate
6 2 1 6 4
[22] ADD one DPG gate 1 2 1 6 -
[32] ADD
2 T gate +
2C gate +
2 controlled
controlled Z(-1)
gates
6 2 1 34 -
[24] SUB 2 TR gates 2 2 1 6 4
[22] SUB
one F gate+
2 TSG gate
3 6 2 9 -
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4 Conclusion
The computer processor is the basic component of the computer. The most
important part of the computer processor is the arithmetic logic unit. It per-
forms binary addition, subtraction, multiplication and division. Addition and
subtraction are the main operations in the arithmetic logical unit, since division
and multiplication can be calculated using repeated subtraction and repeated
division. Many applications uses the adder/subtractor, such as Arithmetic and
logical unit(ALU), Program status word (PSW), Calculators, Embedded sys-
tem, seven segment display etc.
In this paper, We proposed two new designs: quantum half adder/subtractor
and quantum full Adder/ Subtractor using R3 gate. we have shown that these
two designs can be used to perform the logical operations, such as: AND, XOR,
NAND, NOT and XNOR. The proposed designs are compared with the other
previously proposed designs, according to the number of gates used to build
the design, the quantum cost, the number of constant bits and the number of
garbage bits.
The proposed half adder/subtractor is synthesized using R3231 gate and can
be used to perform logical operations. It is compared with the other previ-
ous designs and it has the minimum number of gates, the minimum number of
garbage bits, the minimum number of constant bits and the minimum quantum
cost.
The proposed full adder/subtractor is synthesized using R3
123
and R3
312
gates,
it can work as 1-bit ALU. It can also extend to work on any number of bits, by
adding multiplexer to link each full adder/subtractor.
It is shown that the proposed full adder/subtractor is build using 2 gates
which is the second minimum number of gates, it has one garbage bits which is
equal to the minimum number of garbage bits, it has one constant bit, which is
equal to the second minimum number of constant bits and it has the minimum
quantum cost compared with the other full adder/subtractor. Consequently it
will improve the efficiency of the arithmetic logical unit.
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